



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/802,914

03/18/2004

Kazutoshi Funahashi

2004_0425A

5409

513 7590 09/26/2007
WENDEROTH, LIND & PONACK, L.L.P.
2033 K STREET N. W.
SUITE 800
WASHINGTON, DC 20006-1021

EXAMINER

RUTZ, JARED IAN

ART UNIT

PAPER NUMBER

2187

MAIL DATE

DELIVERY MODE

09/26/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/802,914

Applicant(s)

FUNAHASHI ET AL.

Examiner

Jared I. Rutz

Art Unit

2187

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 June 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 3, 4, 9-11, 16-19, 21, 22 and 24-27 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 3-4, 9-11, 16-19, 21-22, and 24-27 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 3-4, 9-11, 16-19, 21-22, and 24-27, as amended on 6/26/2007 with the filing of a Request for Continued Examination on 7/24/2007, are pending in the instant application. Applicant's arguments submitted 6/26/2007 have been carefully and fully considered, but are not found persuasive.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. **Claims 3-4, 9-11, 16-19, 21-22, and 24-27** are rejected under 35 U.S.C. 102(e) as being anticipated by Lasserre et al. (US 6,760,829).
4. **Claim 3** is taught by Lasserre as:
 - a. *A processor connected to a memory via a data bus, the data bus having a data width, said processor being a second-endian type processor which is usable with a first-endian type processor.* Column 8 lines 63-65 show DSP 400 sharing a memory location 410 with a CPU 402, with the DSP 400 and CPU 402 having

different endianness. Column 9 4-17 shows that the data bus between the processors and memory is 32 bits.

b. *Said processor comprising: a processor bus logically connected to the data bus in a first-endian byte order.* Figure 4, as discussed in column 9 lines 12-17, shows that each of the processors are connected to the data bus such that inputs [7:0] of the two processors and the memory are connected to the same lines of the data bus.

c. *And an address conversion unit operable to perform an address conversion on at least one lower bit of an address so as to indicate a reversed position of data in the data bus.* Column 10 line 59 through column 11 line 4 shows that memory controller circuitry 706 inverts the least significant address bits to reverse the address ascension in order to agree with the endianism of the selected memory region.

d. *And output the converted address to the memory, when the processor performs a memory access for data having a smaller width than the width of the data bus.* Figure 7 shows adjusted physical address 716 being output from address adjust circuitry 706. Column 9 lines 18-33 show that only data objects smaller than the size of the data portion of the external memory interface require adjusted offsets on the data bus.

e. *And operable to not perform the address conversion when the processor performs a memory access for data having the width of the data bus.* Column 10

lines 52-62 show that memory controller circuitry 706 is responsive to size signals 708, which define the byte size of each memory transaction request.

f. *Said processor configured for executing a program that defines structure data which includes data that is smaller than a basic word length.* Column 9 lines 22-25 shows that a 16 bit value can be written to location 2 of 32 bit memory word 410 of figure 4. As a processor can only access data under the control of a program, it is inherent that the 16 bit value, smaller than the 32 bit word size, is accessed by a program executing on the processor.

g. *Said structure data being shared between said processor and a first-endian type processor via the memory.* Column 8 lines 63-65 show that DSP 400 and CPU 402 can both access memory location 410.

h. *Said data being defined in an order within the basic word length, and said order being in reverse to an order in a definition of said structure data in a program to be executed by the first-endian type processor.* As shown in figure 4 and discussed in column 9 lines 22-25, location 2 corresponds to bits [15:0] of DSP 400 and bits [31:16] of CPU 402.

5. **Claim 4** is taught by Lasserre as:

i. *The processor according to Claim 3, further comprising a cache memory logically connected to the data bus in a second-endian byte order.* Figure 2B shows L2 Cache 114 connected to L2 traffic control 110. Column 3 lines 52-54 shows that the DSP as shown in figure 2 is connected to the traffic controller via

L2 interface 210, which includes TLB 212. Column 8 lines 42-50 shows that each TLB entry contains information about the endianism of the memory address region represented by the TLB entry. Accordingly, the data stored in the L2 memory, shown at column 3 lines 10-14 to include cache 114, can be stored in either little or big endian format. When data in the second-endian byte order is being accessed, cache 114 is logically connected to traffic control 110 in a second-endian byte order.

j. *Wherein the processor reads data from the memory through the cache memory in data units of the same width as the data bus.* Column lines 4-17 show that accesses can be made to memory in the same bit-width of the data bus.

6. **Claim 9** is taught by Lasserre as:

k. *A data sharing apparatus comprising: a data bus having a data width.*

Column 8 lines 63-65 show DSP 400 sharing a memory location 410 with a CPU 402, with the DSP 400 and CPU 402 having different endianness. Column 9 4-17 shows that the data bus between the processors and memory is 32 bits.

l. *A memory.* Figure 4 shows a memory storing memory location 410.

m. *A first-endian processor logically connected to said memory in a first-endian byte order via said data bus.* CPU 402.

n. *A second-endian processor logically connected to said memory in the first-endian byte order via said data bus.* DSP 400. Figure 4, as discussed in column

Art Unit: 2187

9 lines 12-17, shows that each of the processors are connected to the data bus such that inputs [7:0] of the two processors and the memory are connected to the same lines of the data bus.

- o. *And an address conversion unit operable to perform an address conversion on at least one lower bit of an address so as to indicate a reversed position of data in the data bus.* Column 10 line 59 through column 11 line 4 shows that memory controller circuitry 706 inverts the least significant address bits to reverse the address ascension in order to agree with the endianism of the selected memory region.
- p. *And output the converted address to the memory, when the second-endian processor performs a memory access for data having a smaller width than the width of the data bus.* Figure 7 shows adjusted physical address 716 being output from address adjust circuitry 706. Column 9 lines 18-33 show that only data objects smaller than the size of the data portion of the external memory interface require adjusted offsets on the data bus.
- q. *And operable to not perform the address conversion when the processor performs a memory access for data having the width of the data bus.* Column 10 lines 52-62 show that memory controller circuitry 706 is responsive to size signals 708, which define the byte size of each memory transaction request.
- r. *Wherein the memory stores structure data to be accessed by the first-endian processor and the second-endian processor.* Column 9 lines 22-25

shows that a 16 bit value can be written to location 2 of 32 bit memory word 410 of figure 4.

s. *The first-endian processor executes a first program that defines the structure data.* Column 9 lines 22-25 shows that when a processor in little-endian mode, CPU 402, writes a 16 bit value to location 2 of memory word 410, it will overwrite 0xDDCC, corresponding to lines [31:16] of the memory bus.

t. *And the second-endian processor executes a second program that defines structure data which includes data that is smaller than the basic word length, said data being defined in an order within the basic word length, and said order being in reverse to an order in the first program.* Column 9 lines 22-25 shows that when a processor in bit-endian mode, DSP 400, writes a 16 bit value to location 2 of memory word 410, it will overwrite 0xBBAA, corresponding to lines [15:0] of the memory bus. To ensure accesses to data objects smaller than the size of the data bus are properly aligned, as discussed at column 9 lines 25-33, memory controller circuitry 706 as discussed at column 10 lines 59 through column 11 line 4 inverts lower order address bits when accesses smaller than a word are made into a memory region storing data in corresponding to a different endianness than the requesting resource.

7. **Claim 10** is taught by Lasserre as:

u. *The data sharing apparatus according to Claim 9, further comprising a transfer unit operable to control data transfer by direct memory access.*

Resources 540 of figure 5, as discussed at column 9 lines 34-41, include DMA engine 106. Column 10 lines 3-4 shows that resource 700 of figure 7 is representative of one or more of resources 540 or 550, and therefore is representative of DMA 106.

v. *Wherein, in the case where a source and a destination require data of different endianness and data with a smaller width than the width of the data bus is to be transferred, the transfer unit reverses an order of said data within a basic word length, for the source and the destination.* Column 10 line 59 through column 11 line 4 shows that memory controller circuitry 706, responsive to size signals 708, inverts the least significant address bits to reverse the address ascension in order to agree with the endianism of the selected memory region.

8. **Claim 11** is taught by Lasserre as:

w. *The data sharing apparatus according to Claim 10, wherein the transfer unit includes a conversion unit operable to convert at least one lower bit of an address of either the source or the destination so as to indicate a reversed position of the data in the data bus.* Column 10 lines 44-45 shows that resource 700 is representative of one or more resources 540 or 550, which includes the DMA engine. Column 10 line 59 through column 11 line 4 shows that memory controller circuitry 706 inverts the least significant address bits to reverse the address ascension in order to agree with the endianism of the selected memory region.

- x. *And output the converted address to the memory.* Figure 7 shows adjusted physical address 716 being output from address adjust circuitry 706.
- y. *In the case where a source and a destination require data of different endianness and data with a smaller width than the width of the data bus is to be transferred.* Column 9 lines 18-33 show that only data objects smaller than the size of the data portion of the external memory interface require adjusted offsets on the data bus. Column 10 lines 52-62 show that memory controller circuitry 706 is responsive to size signals 708, which define the byte size of each memory transaction request, and endianism attribute signal 710.

9. **Claim 16** is taught by Lasserre as:

- a. *A data sharing apparatus comprising: a data bus having a data width.* Column 8 lines 63-65 show DSP 400 sharing a memory location 410 with a CPU 402, with the DSP 400 and CPU 402 having different endianness. Column 9 4-17 shows that the data bus between the processors and memory is 32 bits.
- b. *A memory.* Figure 4 shows a memory storing memory location 410.
- c. *A first-endian processor logically connected to said memory in a first-endian byte order via said data bus.* CPU 402.
- d. *A second-endian processor logically connected to said memory in the first-endian byte order via said data bus.* DSP 400. Figure 4, as discussed in column 9 lines 12-17, shows that each of the processors are connected to the data bus

such that inputs [7:0] of the two processors and the memory are connected to the same lines of the data bus.

- e. *And an address conversion unit operable to perform an address conversion on at least one lower bit of an address so as to indicate a reversed position of data in the data bus.* Column 10 line 59 through column 11 line 4 shows that memory controller circuitry 706 inverts the least significant address bits to reverse the address ascension in order to agree with the endianness of the selected memory region.
- f. *And output the converted address to the memory, when the second-endian processor performs a memory access for data having a smaller width than the width of the data bus.* Figure 7 shows adjusted physical address 716 being output from address adjust circuitry 706. Column 9 lines 18-33 show that only data objects smaller than the size of the data portion of the external memory interface require adjusted offsets on the data bus.
- g. *And operable to not perform the address conversion when the processor performs a memory access for data having the width of the data bus.* Column 10 lines 52-62 show that memory controller circuitry 706 is responsive to size signals 708, which define the byte size of each memory transaction request.
- h. *A cache memory logically connected to the data bus in a second-endian byte order.* Figure 2B shows L2 Cache 114 connected to L2 traffic control 110. Column 3 lines 52-54 show that the DSP as shown in figure 2 is connected to the traffic controller via L2 interface 210, which includes TLB 212. Column 8

lines 42-50 shows that each TLB entry contains information about the endianness of the memory address region represented by the TLB entry. Accordingly, the data stored in the L2 memory, shown at column 3 lines 10-14 to include cache 114, can be stored in either little or big endian format. When data in the second-endian byte order is being accessed, cache 114 is logically connected to traffic control 110 in a second-endian byte order.

z. *Wherein the memory stores structure data to be accessed by the first-endian processor and the second-endian processor.* Column 9 lines 22-25 shows that a 16 bit value can be written to location 2 of 32 bit memory word 410 of figure 4.

aa. *The first-endian processor executes a first program that defines the structure data.* As a processor can only access data under the control of a program, it is inherent that the 16 bit value, smaller than the 32 bit word size, is accessed by a program executing on the processor. Column 9 lines 22-25 show that the memory access can be performed by either the big endian or little endian processor.

bb. *And the second-endian processor executes a second program that defines structure data which includes data that is smaller than the basic word length, said data being defined in an order within the basic word length, and said order being in reverse to an order in the first program.* Column 9 lines 22-25 show that the memory access can be performed by either the big endian or little endian processor.

10. **Claim 17** is taught by Lasserre as:

cc. *The data sharing apparatus according to Claim 16, further comprising a transfer unit operable to control data transfer by direct memory access. Figure 5 shows resources 540, which include a DMA engine. Column 10 lines 28-41 discuss the steps taken when an endianism mismatch is detected.*

dd. *Wherein, in the case where a source and a destination require data of different endianness and data with a smaller width than the width of the data bus is to be transferred, the transfer unit reverses an order of said data within a basic word length, for the source and the destination. As shown in column 10 lines 34-41, when an endianism mismatch occurs, the abort handler invokes a software routine that converts the data to an alternative endian format.*

11. **Claim 18** is taught by Lasserre as:

ee. *The data sharing apparatus according to Claim 17, wherein the transfer unit includes a conversion unit operable to convert at least one lower bit of an address of either the source or the destination so as to indicate a reversed position of the data in the data bus. Column 10 lines 44-45 shows that resource 700 is representative of one or more resources 540 or 550, which includes the DMA engine. Column 10 line 59 through column 11 line 4 shows that memory controller circuitry 706 inverts the least significant address bits to reverse the*

address ascension in order to agree with the endianism of the selected memory region.

ff. *And output the converted address to the memory.* Figure 7 shows adjusted physical address 716 being output from address adjust circuitry 706.

gg. *In the case where a source and a destination require data of different endianness and data with a smaller width than the width of the data bus is to be transferred.* Column 9 lines 18-33 show that only data objects smaller than the size of the data portion of the external memory interface require adjusted offsets on the data bus. Column 10 lines 52-62 show that memory controller circuitry 706 is responsive to size signals 708, which define the byte size of each memory transaction request, and endianism attribute signal 710.

12. **Claim 19** is taught by Lasserre as:

hh. *A method of sharing data in a data processing apparatus which includes a first-endian type processor and a second-endian type processor, and a memory to which both processors are connected via a data bus in a first-endian byte order.* Column 8 lines 63-65 show DSP 400 sharing a memory location 410 with a CPU 402, with the DSP 400 and CPU 402 having different endianness. Figure 4, as discussed in column 9 lines 12-17, shows that each of the processors are connected to the data bus such that inputs [7:0] of the two processors and the memory are connected to the same lines of the data bus.

ii. *The method comprising: causing the second processor to execute a program that defines structure data which includes data that is smaller than a basic word length, said structure data being shared in the memory, said data being defined in an order within the basic word length, and said order being in reverse to an order in a definition of said structure data for the first-endian type processor.* Column 9 lines 18-25 shows that the processors of different endianness can access data objects smaller than a word, and that because the different processors have different endianness, the order of the byte addresses is reversed, as shown in figure 4.

jj. *And performing an address conversion on at least one lower bit of an address so as to indicate a reversed position of data in the data bus, in the case where the second-endian processor performs a memory access for data with a smaller width than the width of the data bus, and not performing the address conversion in the case where the second-endian processor performs a memory access for data having the width of the data bus.* As discussed at column 9 lines 18-33, when a processor accesses a data object smaller than the width of the 32 bit word, if the endianness of the processor differs from the endianness used to store the data in the memory, the data object must be offset by conditionally complementing byte enables based on the endianness mode. As discussed at column 10 line 59 through column 11 line 4, when an access request is made to a memory region having different endianness than the requesting resource, memory controller circuitry 706 adjusts address bits by inverting selected bits

according to data size signals 708 to reverse the address ascension order to agree with the endianism of the selected memory region.

13. **Claims 21, 24, and 26** are taught by Lasserre as:

kk. *Wherein the first-endian type is big-endian and the second-endian type is little-endian.* Column 10 lines 42-63 shows that each resource 700, which includes resources 540 or 550, which is shown at column 9 lines 40-46 to include DMA engine 106, coprocessors 108, and processors 102 and 104, contains an endianism-ID circuitry 712 and memory controller 706. The addresses are adjusted when the endianism of resource 700, indicated by endianism-ID circuitry 712, does not match the endianism of the memory region being accessed, indicated by endianism attribute signal 710. Accordingly, when the processor is little-endian, the second-endian type, such as CPU 402 of figure 4, and performs a sub-word memory access to a region of memory that stored data in a big-endian format as indicated by endianism attribute signal 710, the processing recited in claims 21, 24, and 26 is performed.

14. **Claim, 22, 25, and 27** are taught by Lasserre as:

ll. *The processor according to claim 20, wherein the first-endian type is little-endian and the second-endian type is big-endian.* Column 10 lines 42-63 shows that each resource 700, which includes resources 540 or 550, which is shown at column 9 lines 40-46 to include DMA engine 106, coprocessors 108, and

processors 102 and 104, contains an endianism-ID circuitry 712 and memory controller 706. The addresses are adjusted when the endianism of resource 700, indicated by endianism-ID circuitry 712, does not match the endianism of the memory region being accessed, indicated by endianism attribute signal 710. Accordingly, when the processor is big-endian, the second-endian type, such as DSP 400 of figure 4, and performs a sub-word memory access to a region of memory that stored data in a little-endian format as indicated by endianism attribute signal 710, the processing recited in claims 21, 24, and 26 is performed.

Response to Arguments

15. Applicant's arguments submitted 6/26/2007 have been carefully and fully considered, but are not found persuasive.

16. **First point of Argument**

17. In the second paragraph beginning on page 9, with respect to the rejection of claim 3 under 102(e) as being anticipated by Lasserre, Applicant argues:

mm. *"The Examiner asserts that feature (C) is disclosed by Lasserre (FIG. 4, column 9, lines 22 to 25). However, this assertion is incorrect. Lasserre (FIG. 4, column 9, lines 22 to 25) merely indicates byte positions (byte lane 0, byte lane 3) held in a register within the processor. There is absolutely no disclosure or suggestion in Lasserre pertaining to structure data defined within a program."*

18. The Examiner respectfully disagrees. It is noted that feature (C) is identified at page 7 of the remarks submitted 6/26/2007 as being the limitation "wherein the

processor executes a program that defines structure data which includes data that is smaller than a basic word length" as recited in claim 3. Column 9 lines 22-25 of Lasserre recite *"Similarly, writing the 16-bit value 0xFFEE to location 2 will overwrite 0xDDCC if the processor mode is little endian and 0xBBAA if it is big endian."* The Examiner also notes that column 9 line 5 identifies a word as being 32-bits. The Examiner respectfully notes that the 16-bit value shown to be written by the processor is smaller than the basic (32-bit) word length. The Examiner is unclear as to why Applicant believes the cited portion of Lasserre is directed to byte positions held in a register within the processor. The discussion at column 9 lines 22-25 of Lasserre is directed to figure 4, in which items 400 and 402 are identified as processors accessing the same memory location 410 (see column 8 lines 63-65). If Applicant's suggestion is that the structure data (the 16-bit word) being accessed is not defined by an executing program, the Examiner respectfully submits that one of ordinary skill in the art would recognize that an access to a memory location would be made by code executing on the processor, as a processor not executing code would not be performing any tasks, and therefore would not be accessing memory.

19. Applicant continues in the third paragraph beginning on page 9:

nn. *"In FIG. 4 of Lasserre, although it is conceivable that the CPU 402 and the DSP 400 can share data with the same width as the data bus, data with a smaller width than the data bus cannot be easily shared (hereafter referred to a problem I). This is because Lasserre discloses that offsetting from the MSB-end, that is,*

positioning of data on the data bus is required in order to share data with a smaller width than the data bus (column 9, lines 25-29)."

20. The Examiner respectfully notes that Lasserre column 9 lines 4-17 explicitly shows that CPU 402 and DSP 400 can share a 32-bit word, and column 9 lines 18-33 shows that CPU 402 and DSP 400 can share data with a width smaller than the width of the data bus (both an 8-bit and a 16-bit object is discussed). The Examiner further notes that in the fourth through sixth paragraphs beginning on page 9 of the of the remarks submitted 6/26/2007, Applicant identifies two ways in which Lasserre allows data having a width smaller than the width of the data bus to be shared between two processors which rely on memory accesses. Accordingly, it appears that Applicant agrees that Lasserre teaches the limitation "*said structure data being shared between said processor and a first-endian type processor via the memory*" as recited in claim 3 and identified as feature (C1) on page 7 of the of the remarks submitted 6/26/2007.

21. In the seventh and eight paragraphs beginning on page 9, applicant identifies two perceived shortcomings of Lasserre (identified as problems II and II), and in the first paragraph beginning on page 10 argues:

oo. "*In contrast, although the point of solving problem I is common between the invention recited in claim 3 of the present invention and Lasserre, the invention recited in claim 3 solves problem II and problem III which are inherent in Lasserre, through the simple configuration of figure (C) discussed above. More specifically, both the first and second solutions in Lasserre represent the idea of solving problem I at the point when a memory access occurs during the*

execution of a program, whereas the invention recited in claim 3 of the present application also solves problem II and problem III together with the solution of problem I, not at a time when a memory access occurs, but using an approach which is different from that in Lasserre."

22. The Examiner respectfully notes that Applicant has not pointed out which limitation of claim 3 recites the approach which is different from that in Lasserre. Claim 3 recites an approach whereby an address conversion unit converts at least one lower bit of an address when a memory access for data having a smaller width than the width of the data bus is performed, which appears to be a solution performed when a memory access occurs. The Examiner respectfully notes that inverting the least significant bits of the address is taught by Lasserre at column 10 line 59 through column 11 line 4.

23. Applicant continues in the second paragraph beginning on page 10:

pp. *"In other words, in the invention recited in claim 3 of the present application, the structure data in features (C1) to (C3) discussed above is already defined within the program. Accordingly, since direct access is performed by processors of different endianness using different addresses when memory access occurs is eliminated. In this manner, in the invention recited in claim 3, problem I as well as problem II and problem III are also previously solved by the time memory access occurs during the execution of the program."*

24. Again, the Examiner respectfully notes that Applicant's arguments are not commensurate with the scope and language of claim 3. Claim 3 requires an address conversion unit, which inverts at least one bit of the address that is supplied to the

memory. Additionally, it is unclear what Applicant means by *"the structure data in features (C1) to (C3) discussed above is already defined within the program"*. The Examiner respectfully notes that claim 3 does not recite a limitation regarding when the structure data is defined. The Examiner respectfully submits that in order to make a 16-bit access as taught by Lasserre at column 9 lines 22-25, the code to make such a data access must be defined in a program before the memory access is performed, otherwise it would not be possible for the processor to make the data access.

25. Applicant continues in the third paragraph beginning on page 10:

qq. *"As described thus far, the invention recited in claim 3 solves problem I and problem III which cannot be solved by Lasserre, and produces an effect that cannot be obtained through Lasserre, that is, the effect of realizing the sharing of data with a smaller width than the data bus, without reducing bus access speed, and using a simple configuration."*

26. Again, the Examiner respectfully notes that it is unclear what limitation or limitations recited in claim 3 Applicant believes are not taught by Lasserre. The Examiner respectfully notes that applicant acknowledged that Lasserre solves problem I in the first paragraph beginning on page 10 of the of the remarks submitted 6/26/2007. In the eighth paragraph beginning on page 9 of the of the remarks submitted 6/26/2007, Applicant identifies problem 3 as being *"the problem of significant delay time arising in the memory access"*. The Examiner respectfully notes that applicant has not pointed out how the invention, as claimed, prohibits a significant delay time. The Examiner

respectfully submits that the features which Applicant argues distinguish Applicant's invention over the system disclosed by Lasserre are not clearly reflected in the claims.

Conclusion

27. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

28. Atallah et al. (US 5,519,842) teaches a system and method for allowing a processor to make unaligned memory accesses to regions containing data stored in both a big endian and little endian format.


29. Sartorius et al. (US 5,848,436) teaches a system and method for allowing a processor to access data when the processor is operating in a big endian or a little endian mode.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jared I. Rutz whose telephone number is (571) 272-5535. The examiner can normally be reached on M-F 8:00 AM - 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2187

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.


Brian F. Pough
Primary Examiner
9/20/07

Jared I Rutz
Examiner
Art Unit 2187

jir

JIR